



Flip-Flops and Sequential Circuit Design


ECE 152A – Summer 2009






































































Counte	r Do	esigr	n wi	th T	Fliț	o-Flo	ops	
State ta	able							
	PS			NS				
	А	В	С	A ⁺	B+	C+		
	0	0	0	0	0	1		
	0	0	1	0	1	0		
	0	1	0	0	1	1		
	0	1	1	1	0	0		
	1	0	0	1	0	1		
	1	0	1	1	1	0		
	1	1	0	1	1	1		
	1	1	1	0	0	0		
July 27, 2009		ECF	152A - Digi	tal Design Prin	ciples			25


























Counte	er Do	esigr	ı wi	th JI	K Fl	ip-F	lops	_
■ State 1	ſable							
		PS			NS			
	А	В	С	A+	B+	C+		
	0	0	0	1	0	0	-	
	0	0	1	x	х	х		
	0	1	0	0	1	1		
	0	1	1	0	0	0		
	1	0	0	1	1	1		
	1	0	1	x	х	х		
	1	1	0	x	х	х		
	1	1	1	0	1	0		

